In this paper, we propose the computation model for computing an Inter-layer path based on PCE. Comparing the performance of these various models, we wanna propose the model that shows the best performance. In this paper, we intend to design and prove a PCE architecture that can optimize the number of shared messages and performance, taking into consideration performance elements such as this sort of path setup delay.
Introduction
PCE-based Inter-layer Path Computation was suggested as the IETF draft [1] . In [2] , it was suggested for inter-domain and inter-operator scenarios. In this paper, we intend to approach the basis of an ML(Multi Network) Layer, with two switching regions at each separate network node. The highlevel switching region will be called the HL(Higher layer), and the lower level switching region the LL(Lower Layer). Only one switching layer can be used at each stage. So, the switching region and the layer will have the same meaning in this environment. This environment was designed with the basis of the HL node and the LL node following the HL formed inside the same site and connecting with each other internally.
An integrated GMPLS control plane controls both network stages. This includes every signaling and route protocol like RSVP-TE and OSPF-TE [3, 4, 5, 6] . Routing and signaling protocol uses a normal DCN(Data Communication Network). The topology of the DCN is the same as the physical topology of the network, and includes LSR and PCE as components. This routing protocol is a TE-Link like forwarding adjacency and transmits an LL p2p connection on HL [7] . This information composes the VNT (Virtual Network Topology) at HL. Connection request only occurs on HL, and is sent to HL VNT. Each VNT is connected to the TED, and the TED manually participates in the routing protocol. TBD itself does not deliver the link status or the router status information, and only stores the status information about the network that the PCE is managing. PCE composition method can be divided into two kinds. The first is Centralized Path Computation(CPC); the second is Distributed Path Computation(DPC).
Centralized Path Computation
There are two kinds of models in the Centralized Path Computation, as follows.
Single ML PCE
In this model, the PCE does not only include LL for the path computation, but also the TE-Link about the HL. This TED of thePCE manages the TE-link status at every switching stage, and when the path computation succeeds, it sends responses that include explicit paths about interfaces of not only LL but also HL [8] . The signaling progress processes to the downstream direction until the end of HL TE link, and each node makes a reservation of resources if it can be accepted. The resources on LL are occupied during the downstream signaling of HL. Hierarchical progress is introduced in more detail in [9] .
PCE/VNTM Cooperation
This approaching method is explained in detail in Figure 1 . The responsibilities of HL and LL are separated into two devices. VNTM(Virtual Network Topology Manager) is responsible for the connection establishment and discharge of the LL connection. This composes the LL topology and advertises the usable TE-link to the HL. [10] PCE has the responsibility of path computation only in the HL VNT. If the computation at the HL is impossible, the HL PCE sends a response including a NO-PATH object to the PCC or requests it to establish the TE-link to the VNTM. On the side of approval of the connection, VNTM computes the path itself or uses LL PCE for the computation. When the connection with the corresponding LL switching node succeeds, it undergoes the signaling process following the success.
Figure 1. PCE/VNTM Cooperation
When many LL connections exist, the communication and the signaling process are executed in a parallel form. VNTM delivers to the PCE information on whether the connection establishment is a success or not. Including this information, the HL PCE returns the results with the lists of HL hops [11] .
Distributed Path Computation
More than one PCE placed on the network expresses the DPC (Distributed Path Computation) scenarios. These PCEs share the responsibilities of path computation, and these responsibilities can be distinguished horizontally or vertically. When one PCE computes the path in one switching layer, the path computation responsibility should be divided vertically. When the path computation includes various stages on the part of all nodes, the path computation responsibility should be divided horizontally [12] . Also, both kinds can be used together. Figure 2 shows the message exchange course used in this method [11] . When path computation on HL succeeds, HL PCE responds with the explicit route to the PCC. This is the same as the approaching method of the ML PCE. When there are errors on the HL path computation, HL PCE responds with the explicit route to the PCC. When with succeeds, the response of the LL PCE includes the explicit route on LL.
Multiple PCEs with inter-PCE communication
In this case, the HL PCE works like the PCC, and this is defined by the details of the PCE connection protocol [13] . HL responds to PCC not only with LL but also with the aggregated route, including the explicit node on the HL. Figure 3 shows the message exchange course of this method [11] . HL PCE computes the path on the HL VNT. If a continuously usable path does not exist on the HL, the HL PCE responds with the loose hop to the PCC. The PCC starts the signaling process following this response [11] .
Multiple PCEs without inter-PCE communication
The TE-link edge node on the HL VNT is transferred to the LL switching node that corresponds to the connection request. The LL switching node works like a PCC, and requests the explicit path between these loose hops to the LL PCE. If this process succeeds, the LL PCE responds with the LL path, including the explicit hop. The LL TE-link is then connected, followed by the signaling process on the HL. This process is repeated every time the edge node of the HL VNT is reached. If no usable path exists, the signaling process is interrupted and the LL PCE response includes a NO-PATH object to cancel the signaling process. 
Multiple ML PCE
In the Multiple ML PCE method, the ML PCE is put in every network node. Every ML PCE can compute the paths, including every stage. This is the same as the single ML PCE method in the functional aspect, but the connection between the PCC and the PCE vanishes and is allocated on the same node.
Proposed Model Figure 4. Proposed Model Environment
The information in Figure 4 represents the environment of the proposed model. This can be taken as the shortest path set-up time using LSC information when there is no path in the L3 layer from source A to destination E. This information can be useful for setting up the TE-link using a combination of information from L1 and P1. It is proposed that the PCE architecture based on the VA can manage between the PSC and the LSC layers. The VA-PCE can respond to the request from the PCC without delay, because it knows the information of the resources in the HL and the LL. As shown in Figure 5 , this system can establish the path in the PSC layer directly between A and C. 
Conclusion
In the Single ML PCE and Multiple ML PCE methods, the TED processes the routing message of all layers and has a mass storage of TED information. Other PCE methods limit access to the TED information to single layers, which is how they store a small amount of information in the TED. In all methods except that of the Multiple PCE without inter-PCE method, the establishment of the connection of path computation is guaranteed. Since the computed path includes the loose hop, the HL PCE cannot guarantee any connection. In the Single ML PCE, the Multiple ML PCE, and the Multiple PCE with inter-PCE methods, the optimization of the computed path is guaranteed. In the Single ML PCE and the Multiple ML PCE methods, the PCE manages the information on all layers. Therefore, the PCE can compute the optimal path without cooperation from the other PCEs. However, in the case of the Multiple PCE with inter-PCE method, many requests are made from the HL PCE to the LL PCE, so the computation of the optimal path is quite complicated. The other two methods cannot guarantee the computation of the optimal path. PCE and VNTM only manage information on single layers, and the characteristic of the LL path is not directly reflected in the path computation process. With the exception of the multiple-layer PCE without inter-layer method, all methods compute perfect ML paths without loose hops. This is beneficial because loose hops request additional path computation on the signaling ground plan. The multiple-PCE without inter-PCE method is the simplest method. However, the ML TB is actually impossible because the optimal path or connectivity is not ensured. Furthermore, other methods need RSVP signaling in additional inter-PCE, PCE/VNTM, and VNTM/LSR communication. Only the multiple MC PCE method does not require additional communication.
Comparing the performance of these various models in [11] , we came to the conclusion that the Single ML PCE method shows the best performance. In this thesis, we intend to design and prove a PCE architecture that can optimize the number of shared messages and performance, taking into consideration performance elements such as this sort of path setup delay.
